First Hit Fwd Refs



L11: Entry 10 of 16

File: USPT

Oct 15, 2002

US-PAT-NO: 6467082

DOCUMENT-IDENTIFIER: US 6467082 B1

TITLE: Methods and apparatus for simulating external linkage points and control

transfers in source translation systems

DATE-ISSUED: October 15, 2002

INVENTOR-INFORMATION:

CITY	STATE	ZIP CODE	COUNTRY
Alpharetta	GA		
Bethlehem	PA		
Bethlehem	PA		
Allentown	PA		
Allentown	PA		
Tallahassee	FL		
	Alpharetta Bethlehem Bethlehem Allentown	Alpharetta GA Bethlehem PA Bethlehem PA Allentown PA Allentown PA	Alpharetta GA Bethlehem PA Bethlehem PA Allentown PA Allentown PA

US-CL-CURRENT: 717/127; 717/136, 717/163

ABSTRACT:

A method for simulating a first processor (e.g., target processor) on a second processor (e.g., host processor) includes translating assembly language instructions associated with the first processor into `C` language code. The `C` language code is then compiled by a compiler program running on the second processor. The compiled code is then executed by the second processor to simulate the first processor. For example, the code may be checked to determine whether it is functionally correct and/or run-time statistics may be collected regarding the program associated with the first processor.

40 Claims, 15 Drawing figures Exemplary Claim Number: 1 Number of Drawing Sheets: 12

First Hit Fwd Refs



L10: Entry 1 of 2 File: USPT Dec 7, 1999

US-PAT-NO: 5999734

DOCUMENT-IDENTIFIER: US 5999734 A

** See image for Certificate of Correction **

TITLE: Compiler-oriented apparatus for parallel compilation, simulation and

execution of computer programs and hardware models

DATE-ISSUED: December 7, 1999

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Willis; John Christopher Rochester MN Newshutz; Robert Neill Rochester MN

US-CL-CURRENT: 717/149; 709/200, 709/201, 712/1, 712/15, 712/28

ABSTRACT:

A distributed, compiler-oriented database is disclosed with operating modes including parallel compilation, parallel simulation and parallel execution of computer programs and hardware models. The invention utilizes a hardware apparatus consisting of shared memory multiprocessors, optionally augmented by processors with re-configurable logic execution pipelines or independently scheduled re-configurable logic blocks and a software database apparatus, manifest in the hardware apparatus, in order to efficiently support parallel database clients such as a source code analyzer, an elaborator, an optimizer, mapping and scheduling, code generation, linking/loading, execution/simulation, debugging, profiling, user interface and a file interface.

44 Claims, 10 Drawing figures Exemplary Claim Number: 1 Number of Drawing Sheets: 10

Freeform Search

Database:	US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins	
Term:		
Display:	Documents in Display Format: TI Starting with Number 1	
Generate:	O Hit List O Hit Count O Side by Side O Image	
 	Search Clear Interrupt	

Search History

DATE: Thursday, February 26, 2004 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
DB=U	SPT; PLUR=YES; OP=ADJ		
<u>L14</u>	L13 and simulat\$6	5	<u>L14</u>
<u>L13</u>	static\$10 adj3 thread	79	<u>L13</u>
<u>L12</u>	single static\$10 adj3 thread	0	<u>L12</u>
<u>L11</u>	5999734[uref]	16	<u>L11</u>
<u>L10</u>	L9 same simulat\$6	2	<u>L10</u>
<u>L9</u>	static\$10 near5 thread	303	<u>L9</u>
<u>L8</u>	dynamic\$6 adj3 allocat\$3 thread	1	<u>L8</u>
<u>L7</u>	simulat\$6 same dynamic\$6 adj3 allocat\$3 thread	0	<u>L7</u>
<u>L6</u>	simulat\$6 near5 dynamic\$6 adj3 allocat\$3 thread	0	<u>L6</u>
DB=P	GPB; PLUR=YES; OP=ADJ		
<u>L5</u>	simulat\$6 near5 dynamic\$6 adj3 allocat\$3 thread and static\$10 adj3 allocated thread	0	<u>L5</u>
<u>L4</u>	L3	0	<u>L4</u>
DB=U	SPT; PLUR=YES; OP=ADJ		

L3 simulat\$6 near5 dynamic\$6 adj3 allocat\$3 thread and static\$10 adj3

DB=PGPB; PLUR=YES; OP=ADJ

L2 L1

DB=USPT; PLUR=YES; OP=ADJ

simultat\$6 near5 dynamic\$6 adj3 allocat\$3 thread and static\$10 adj3

allocated thread

0 L2

D L1

END OF SEARCH HISTORY